Abstract
overall system design is such that the electronic signal obtainedfrom the optically scanned two-dimensional semiopaque image is processed and displayed within a period of one cycle of the scanning process. In this paper, we report a W I design to be used in a two-dimensional realtime histogram generation scheme.
An overview of opto-electronic histogram generation
In this scheme, a semi-opaque object is sequentially scanned by a narrow beam of laser light and the transmitted light is focused on a photodetector. The electronic signal obtained from this detector is directly proportional to the transmittance of the semi-opaque object. This analog signal is used as an input to the histogram generation circuit, as shown in Figure 1 [Ref
21.
The histogram generation circuit is where the major part of the signal processing is accomplished. Figure 1 provides a block diagram of the functional blocks of this circuit. The signal from the photodetector is used as an input to both maximum and minimum peak detectors. The peak detectors are then followed by a resistor ladder which defines the boundaries of the electronic bins. The voltages obtained from the resistor ladder nodes are compared with the buffered signal from the photodetector. The output of the comparators then determine which electronic bin the photodetector signal falls into. To facilitate further processing, the analog signals are converted to ?TL voltage levels. After conversion to 'ZTL voltage levels, it is possible to generate a 7TL high on the one line corresponding to the electronic bin the photodetector voltage falls into. The process of storing the information is done with a bank of counters as shown in Figure 1 . Upon completion of data gathering, accomplished in the first half of the scan cycle, a bank of multiplexers is used to access the information. By proper sequencing of signals, the information from a specific counter can be digitally multiplexed out for conversion to analog signals using a D-to-A converter. The analog signal consists of a segmented sequential staircase presentation of voltages corresponding to the number of counts in each bin. [Ref 13
Two-dimensional design
To facilitate real-time two-dimensional histogram generation, several functions of the complete circuit have been designed, developed, and implemented using a full 
a. Sampling pulse generation
Two main clock inputs are provided to the histogram generation circuit, a Master Clock and a Scan Clock. The Scan Clock defines the cycle time for the optical scanning of the object and the cycle period for the data processing and display. The Master Clock is used to provide discrete samples from the continuous input signal. Sampling pulse generation is accomplished by passing the Master Clock (MC) signal through a digital one shot shown in Figure 2 . To provide proper functionality, the MC is logically combined with the Scan Clock (SC) signal so that sampling is only performed during the first half of the scan cycle. During the second half of the cycle, the total counts in each bin are sequentially converted to analog and displayed. Therefore the frequency of MC and SC are selected according to f, , = 2(x+')fsc where 2" is the # of samples per scan cycle.
b.
One-shot cell
The digital one shot limits the pulse width to provide a more accurate discrete sample of the input from the photodetector. In order to provide a narrow pulse for sampling, the one-dimensional prototype used an analog one shot. However, in the CMOS implementation of this circuit, a digital one shot was used. The delay obtained from this circuit is based on the propagation delay time through a series of logic inverters. Using five inverters in series will give a predicted This is delay through the inverters of about 2.1%~. calculated as shown in (1).
T,,, = 3*Tprop, + 2*Tpropm (1) Using this pulse width, and allowing for about 0.33ns extra for rise and fall of the input pulse, should allow a maximum Master Clock frequency of about 300 Mhz. 
Sampling bank
The logic required to determine which bin will receive input is performed by the sampling bank, see Figure 3 . The reference voltages, Vrefl, . . . ,Vretj, are obtained from the resistor bank and the PDS is the photo detector signal. The sampling bank is a series of exclusive-or gates such that during sampling, one and only one exclusive-or gate will have a high output. Only the AND gate which follows the EXOR gate is enabled to pass the one-shot sampling pulse to the counter. Therefore only one counter, or electronic bin, will register a count for each sample. 
Counter bank
Each electronic bin corresponds to a 16-bit counter that stores a count corresponding to the approximate percentage of time that the photodetector output spent in a given voltage range. The approximation improves with increasing sample rate. The input to the counter bank comes from the output of the sampling bank.
The 16-bit counter is an edge-triggered ripplecounter with an asynchronous clear. The counter is built from eight two-bit counters. Each two-bit counter is built from two one-bit counters. The one-bit counters are built from three-input and two-input NAND gates using [Ref 51. The one-bit counter uses the input signal NCLR to determine whether or not the counter is enabled or in a reset condition. When NCLR = 1 the counter is enabled and when NCLR = 0 the counter is reset. The CLR signal is generated by the timing circuit which is discussed later.
e. Multiplexer bank
The output from the histogram generator is generated by a bank of 12-to-1 multiplexers (MUX). Each MUX output corresponds to one bit of a selected electronic bin. Each MUX will output a signal to be converted from digital-to-analog and displayed on an oscilloscope. The multiplexers (MUX) used in the TwoDimensional Histogram Generator are all 12-to-1 MUXs that act like a single-pole twelve-throw switch, selecting one line or another depending on the state of the select lines. These particular switches are unidirectional devices that only allow data to flow from their input to their CLEAR -a signal to reset the bank of counters used for data acquisition. Figure 6 . Some work was required on the output of MPLA, such as correcting various design rule violations created by the MPLA program, and connecting flip-flops for state storage. Since each of the outputs will be required to drive many MUXs, buffers were added to each of the outputs to improve fanout from the finite state machine, these buffers are not shown in figure 6.
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Figure 5 State Diagram of the Timing Circuit
Dynamic Power Consumption
The dynamic power consumption is defined as the current during the transition of a gate multiplied by Vdd, CMOS (+5V) supply. The total dynamic power consumption can then be estimated by multiplying this value by the amount of each device used. The total dynamic dissipated power (worst case) can be found by multiplying the value by the total number of each gate. The total value is estimated in two parts, the first part is the portion of the scan cycle for sampling and the second portion is for output. During the first part, the maximum estimated total dynamic power is 976.5mW. During the second part, the maximum estimated total dynamic power is 605.5mW.
Prefabrication testing
The testing of the VLSI design required that the Scan Clock, Master Clock, and comparator outputs all be simulated as inputs in order to ensure correct internal performance. The testing was performed using ESIM, an event driven logic level simulator mef 41. To verify proper operation of the circuit, many data runs were accomplished to ensure that when data is applied, only one bin receives data for a given simulation and data is output properly. The finite state machine used to control the circuit is self-starting. The first test cycle after power-on contains erroneous data as the process is initialized.
However, on the second and subsequent cycles, all results are accurate.
Conclusions
1) A CMOS VLSI circuit needed for the two-dimensional histogram generation process has been designed and implemented on a single chip. This VLSI chip will permit significant enhancements in both the resolution and sampling rates over that achieved with the original onedimensional prototype.. 2) Further testing on an operational optical system to determine the actual size and performance gains from this circuit is being planned. 3.
